How to make assertions in Chisel be just warnings and not stop simulation










2















We have added assertions to our Chisel code, but we only want them to warn, not stop the simulation. Is there a way to tell Chisel to do this?



For example:



assert(x(1) =/= nxt_val(1))



We want this to just give us a warning, so we can collect the log, to find places where clock gating is most effective.










share|improve this question


























    2















    We have added assertions to our Chisel code, but we only want them to warn, not stop the simulation. Is there a way to tell Chisel to do this?



    For example:



    assert(x(1) =/= nxt_val(1))



    We want this to just give us a warning, so we can collect the log, to find places where clock gating is most effective.










    share|improve this question
























      2












      2








      2


      1






      We have added assertions to our Chisel code, but we only want them to warn, not stop the simulation. Is there a way to tell Chisel to do this?



      For example:



      assert(x(1) =/= nxt_val(1))



      We want this to just give us a warning, so we can collect the log, to find places where clock gating is most effective.










      share|improve this question














      We have added assertions to our Chisel code, but we only want them to warn, not stop the simulation. Is there a way to tell Chisel to do this?



      For example:



      assert(x(1) =/= nxt_val(1))



      We want this to just give us a warning, so we can collect the log, to find places where clock gating is most effective.







      riscv chisel






      share|improve this question













      share|improve this question











      share|improve this question




      share|improve this question










      asked Nov 12 '18 at 18:24









      seanhalleseanhalle

      389117




      389117






















          2 Answers
          2






          active

          oldest

          votes


















          2














          Can you just write a method that you pass the condition and perhaps a behavior flag.



          object warnAssert {
          def apply(condition: Bool, message: String = "", isFatal: Boolean = false)
          (isFatal, message.isEmpty)
          case (true, true) => assert(condition)
          case (true, false) => assert(condition, message)
          case (false, _) => when(bool) printf("Warning: %sn", message) // line number should get included here








          share|improve this answer






























            0














            Chick's answer is reasonable, although I suspect you're looking for something that Verilog simulators register as an error rather than a printf.



            Unfortunately the simulation construct support in FIRRTL is pretty primitive--assert emitting $fatal is an example of this. We generally have dealt with this via FIRRTL transforms, or simulator-specific stuff (implementing see our Verilator testing top for example). As discussed at the CCC, I think we should invest more effort in better simulation libraries. If you have ideas and suggestions, it would be super helpful if you could package them up in an RFC: https://github.com/freechipsproject/chisel3/issues.






            share|improve this answer






















              Your Answer






              StackExchange.ifUsing("editor", function ()
              StackExchange.using("externalEditor", function ()
              StackExchange.using("snippets", function ()
              StackExchange.snippets.init();
              );
              );
              , "code-snippets");

              StackExchange.ready(function()
              var channelOptions =
              tags: "".split(" "),
              id: "1"
              ;
              initTagRenderer("".split(" "), "".split(" "), channelOptions);

              StackExchange.using("externalEditor", function()
              // Have to fire editor after snippets, if snippets enabled
              if (StackExchange.settings.snippets.snippetsEnabled)
              StackExchange.using("snippets", function()
              createEditor();
              );

              else
              createEditor();

              );

              function createEditor()
              StackExchange.prepareEditor(
              heartbeatType: 'answer',
              autoActivateHeartbeat: false,
              convertImagesToLinks: true,
              noModals: true,
              showLowRepImageUploadWarning: true,
              reputationToPostImages: 10,
              bindNavPrevention: true,
              postfix: "",
              imageUploader:
              brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
              contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
              allowUrls: true
              ,
              onDemand: true,
              discardSelector: ".discard-answer"
              ,immediatelyShowMarkdownHelp:true
              );



              );













              draft saved

              draft discarded


















              StackExchange.ready(
              function ()
              StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f53267994%2fhow-to-make-assertions-in-chisel-be-just-warnings-and-not-stop-simulation%23new-answer', 'question_page');

              );

              Post as a guest















              Required, but never shown

























              2 Answers
              2






              active

              oldest

              votes








              2 Answers
              2






              active

              oldest

              votes









              active

              oldest

              votes






              active

              oldest

              votes









              2














              Can you just write a method that you pass the condition and perhaps a behavior flag.



              object warnAssert {
              def apply(condition: Bool, message: String = "", isFatal: Boolean = false)
              (isFatal, message.isEmpty)
              case (true, true) => assert(condition)
              case (true, false) => assert(condition, message)
              case (false, _) => when(bool) printf("Warning: %sn", message) // line number should get included here








              share|improve this answer



























                2














                Can you just write a method that you pass the condition and perhaps a behavior flag.



                object warnAssert {
                def apply(condition: Bool, message: String = "", isFatal: Boolean = false)
                (isFatal, message.isEmpty)
                case (true, true) => assert(condition)
                case (true, false) => assert(condition, message)
                case (false, _) => when(bool) printf("Warning: %sn", message) // line number should get included here








                share|improve this answer

























                  2












                  2








                  2







                  Can you just write a method that you pass the condition and perhaps a behavior flag.



                  object warnAssert {
                  def apply(condition: Bool, message: String = "", isFatal: Boolean = false)
                  (isFatal, message.isEmpty)
                  case (true, true) => assert(condition)
                  case (true, false) => assert(condition, message)
                  case (false, _) => when(bool) printf("Warning: %sn", message) // line number should get included here








                  share|improve this answer













                  Can you just write a method that you pass the condition and perhaps a behavior flag.



                  object warnAssert {
                  def apply(condition: Bool, message: String = "", isFatal: Boolean = false)
                  (isFatal, message.isEmpty)
                  case (true, true) => assert(condition)
                  case (true, false) => assert(condition, message)
                  case (false, _) => when(bool) printf("Warning: %sn", message) // line number should get included here









                  share|improve this answer












                  share|improve this answer



                  share|improve this answer










                  answered Nov 13 '18 at 17:39









                  Chick MarkleyChick Markley

                  1,515810




                  1,515810























                      0














                      Chick's answer is reasonable, although I suspect you're looking for something that Verilog simulators register as an error rather than a printf.



                      Unfortunately the simulation construct support in FIRRTL is pretty primitive--assert emitting $fatal is an example of this. We generally have dealt with this via FIRRTL transforms, or simulator-specific stuff (implementing see our Verilator testing top for example). As discussed at the CCC, I think we should invest more effort in better simulation libraries. If you have ideas and suggestions, it would be super helpful if you could package them up in an RFC: https://github.com/freechipsproject/chisel3/issues.






                      share|improve this answer



























                        0














                        Chick's answer is reasonable, although I suspect you're looking for something that Verilog simulators register as an error rather than a printf.



                        Unfortunately the simulation construct support in FIRRTL is pretty primitive--assert emitting $fatal is an example of this. We generally have dealt with this via FIRRTL transforms, or simulator-specific stuff (implementing see our Verilator testing top for example). As discussed at the CCC, I think we should invest more effort in better simulation libraries. If you have ideas and suggestions, it would be super helpful if you could package them up in an RFC: https://github.com/freechipsproject/chisel3/issues.






                        share|improve this answer

























                          0












                          0








                          0







                          Chick's answer is reasonable, although I suspect you're looking for something that Verilog simulators register as an error rather than a printf.



                          Unfortunately the simulation construct support in FIRRTL is pretty primitive--assert emitting $fatal is an example of this. We generally have dealt with this via FIRRTL transforms, or simulator-specific stuff (implementing see our Verilator testing top for example). As discussed at the CCC, I think we should invest more effort in better simulation libraries. If you have ideas and suggestions, it would be super helpful if you could package them up in an RFC: https://github.com/freechipsproject/chisel3/issues.






                          share|improve this answer













                          Chick's answer is reasonable, although I suspect you're looking for something that Verilog simulators register as an error rather than a printf.



                          Unfortunately the simulation construct support in FIRRTL is pretty primitive--assert emitting $fatal is an example of this. We generally have dealt with this via FIRRTL transforms, or simulator-specific stuff (implementing see our Verilator testing top for example). As discussed at the CCC, I think we should invest more effort in better simulation libraries. If you have ideas and suggestions, it would be super helpful if you could package them up in an RFC: https://github.com/freechipsproject/chisel3/issues.







                          share|improve this answer












                          share|improve this answer



                          share|improve this answer










                          answered Nov 16 '18 at 19:37









                          jkoenigjkoenig

                          2,608717




                          2,608717



























                              draft saved

                              draft discarded
















































                              Thanks for contributing an answer to Stack Overflow!


                              • Please be sure to answer the question. Provide details and share your research!

                              But avoid


                              • Asking for help, clarification, or responding to other answers.

                              • Making statements based on opinion; back them up with references or personal experience.

                              To learn more, see our tips on writing great answers.




                              draft saved


                              draft discarded














                              StackExchange.ready(
                              function ()
                              StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2fstackoverflow.com%2fquestions%2f53267994%2fhow-to-make-assertions-in-chisel-be-just-warnings-and-not-stop-simulation%23new-answer', 'question_page');

                              );

                              Post as a guest















                              Required, but never shown





















































                              Required, but never shown














                              Required, but never shown












                              Required, but never shown







                              Required, but never shown

































                              Required, but never shown














                              Required, but never shown












                              Required, but never shown







                              Required, but never shown







                              Popular posts from this blog

                              Top Tejano songwriter Luis Silva dead of heart attack at 64

                              政党

                              天津地下鉄3号線